Normally, when a bus bridge sees a transaction on a single bus that have to be forwarded to one other, the initial transaction must wait around until finally the forwarded transaction completes right before a result's Completely ready. A single noteworthy exception takes place in the situation of memory writes. https://nathanlabsadvisory.com/pci-3ds/